The pattern area reduction with SGT and FinFET for LSI, such as inverter, NAND gates, full adder, and row decoder has been newly described. With small channel width of 8F the pattern area of inverter, NAND gates and full adders with SGT can be reduced compared with that with FinFET. This results are useful for designing system LSI for communications. With larger channel width than 8F the pattern area of inverter, NAND gates and full adders with SGT has the tendency to become larger than that with FinFET. This results are useful for designing system LSI for cell library and high end MPU. Furthermore, for designing core circuit, such as row decoder and sense amplifier, smaller pattern area can be realized with SGT compared with that with FinFET.
Introduction
Recently, the scaling of the conventional planar transistor becomes increasingly difficult because of its large short channel effect [1] . In order to overcome this problem FinFET [2] [3] which use the 3 planes and SGT (Surrounding Gate Transistor) [4] which use the 4 planes as the channel for reducing the short channel effect has been developed. By using FinFET [5] [6] and SGT [7] [8] not only reduction the short channel effect but also the reduction of the pattern area compared with those of the conventional planar transistor can be realized. This is because not only the planar region but also the sidewall can be used as the channel for these newly proposed structure. The structure of FinFET is shown in Fig.1 (A) . The drain current flows along horizontal direction as the same as conventional planar transistor. Within the small pattern area large total channel width of W P +2W D can be successfully realized. Because of these features Intel firstly produces FinFET on commercial basis as the high end CPU this year [9] [10] . The structure of SGT is shown in Fig.1 (B) . Four sidewalls can be used as the channel. Assuming that the sidewall channel width is defined as Ws, within the small pattern area large total channel width of 4Ws can be successfully realized. The drain current flows along vertical direction which is perpendicular to the conventional planar transistor and FinFET case. Therefore, by using SGT serial connection of transistor can be easily realized to vertical direction. Because of these features Toshiba and Samsung are planning to introduce SGT in the stacked type non-volatile memory with NAND structured cell on commercial basis [11] [12][13] [14] . This stacked type non-volatile memory with NAND structured cell using SGT is also adopted to newly proposed MRAM [15] [16] as shown in The research of LSI with FinFET is focused on the operation speed and the power consumption. And also, the research of LSI with SGT is focused on the device technology of memory devices. The research of LSI with FinFET and SGT about the pattern area is very few. These researches are limited to the simple logic circuit such as inverter and NAND gates [17] [18] [19] [20] . In this paper, the study of pattern area reduction with FinFET and SGT for LSI has been newly described. As the LSI various kinds of full adder circuits [21] are investigated. Furthermore, core circuit of memory such as decoder is also studied. This paper is organized as follows. Section 2 describes the design rule and the pattern area reduction of inverter with FinFET and SGT. Section 3 describes the pattern area reduction of full adder with FinFET and SGT. Section 4 presents the reduction of pattern area of row decoder circuit of high density memory with FinFET and SGT. Finally, a conclusion of this work is provided in Section 5.
Design rule and pattern area reduction of inverter
The design rule for this study is summarized in table 1. F is feature size. In this study it is assumed that the same drain current flows, if the gate length, the channel width, and applied voltage are the same value. The channel width is set to 8F. Layout pattern of inverter using the conventional planar transistor, SGT, and FinFET is shown in Fig.3 . The channel width is 8F. The vertical length of SGT and FinFET can be reduced compared with that of planar transistor. This reduction ratio of SGT is smaller than that of FinFET. This is because design rule of active area to silicon pillar of 0.5F must be considered for designing with SGT. On the other hands, the lateral length of SGT is smaller than that of FinFET and planar transistor. This is because the extra pattern area for gate running to the vertical direction is unnecessary for SGT. This leads to the reduction of lateral length of F compared with that of FinFET and planar transistor. For SGT this reduction is larger than the smaller reduction of vertical length. As a result, the pattern area of SGT becomes smaller than that of FinFET as shown in table 2. Gate to contact 0.5F
AA to silicon pillar 0.5F
Sidewall channel width 3.5F
Width of planar gate F With increasing the number of input to logic circuit such as NAND and NOR gates, this tendency shown in table 2 is enhanced. This is because the difference of lateral length between SGT and FinFET increases with increasing the number of input. . The vertical length of full adder with SGT is a little longer than that with FinFET by the reason described in section 2. However, the reduction rate compared with Fig.2 is small. This is because wide wiring area must be introduced for full adder as shown in Fig.4 . The lateral length of full adder with SGT is a smaller than that with FinFET and planar transistor. This is because the extra pattern area for gate running to the vertical direction is unnecessary for SGT as shown in Fig.2 . As a result, the pattern area of SGT becomes smaller than that of FinFET as described in section 2. Estimation results of other kinds of full adder, (2)- (4) is shown in Fig.5 -Fig.7 . The vertical length of full adder with SGT is a little longer than that with FInFET for (2) and (4) as the same as (1). However, for the pass transistor logic case, the vertical length with SGT becomes the same value as with FinFET. This is because the feature of the pass transistor logic with the input to source or drain is compatible with the pattern of SGT. As shown in Fig.7 (C), (D) the wiring indicated by the arrow for FinFET is unnecessary for SGT. The lateral length of (2)- (4) Logic ≒ 1, 2 input NAND/NOR gates and composite gate ≒ 2, 3/4 input NAND/NOR gates≒3 ) as shown in Fig.8 . In Fig.8 the lateral length of 100 indicates the value for the planar transistor. As a result, the pattern area of (2)- (4) with SGT is smaller than that with FinFET as the same as (1) case. From the described estimation about 4 kinds of full adder the pattern of full adders with SGT become smaller than that with FinFET. This is the same tendency of inverter and NAND/NOR gates described in section 2. For estimating the pattern area relatively small channel width of 8F is adopted. This relatively small channel width is mainly employed to system LSI for communication. Fig.9 (a) shows the distribution of pattern area of system LSI for communications [22] . With increasing the channel width, the pattern area decreases monotony. This is because smaller power consumption compared with higher speed is important for system LSI for communication. Therefore, the pattern area reduction with SGT can be expected for these kinds of system LSI for communications. 1  6  12  17  22  27  32  37  42  47  52  57  62  67  72  77  82  87  92  97   0   5   10   15   20   25   30   35   40   1  6  12  17  22  27  32  37  42  47  52  57  62  67  72  77  82  87  92  97 channel width (/F) 6  12  17  22  27  32  37  42  47  52  57  62  67  72  77  82  87  92 
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However, the channel width of 8F is small for the high speed operation of system LSI such as high end MPU. For realizing the high speed operation larger channel width must be introduced as shown in Fig.9 (B) [19] [24] . Furthermore, various values of channel width are necessary for CMOS cell library [25] . For estimating the pattern area reduction dependence with SGT and FinFET on the channel width, (1)- (4) is used. Pattern area ratio SGT/FinFET is shown in Fig.10 . As increasing the channel width pattern area ratio SGT/FinFET increases monotony. Therefore, the channel width exceeds the fixed value, the pattern area with FinFET becomes smaller than that with SGT. This is because with increasing the channel width, the vertical length with SGT increases considerably compared with that with FinFET (Fig.11) . With increasing of the channel width of 16F-8F=8F, the vertical length with SGT increases by 3F. On the other hands, the 
Pattern area reduction of row decoder with FinFET and SGT
Low bit cost, fabrication cost per bit, is the most important issue for realizing high density memory. The bit cost is proportional to pattern area. Therefore, for realizing low bit cost small pattern area for memory cell and core circuit, such as row decoder must be realized. The block diagram of memory cell and row decoder is shown in Fig.12 . For realizing the smallest pattern area of row decoder the pitch of row decoder must be equal to the lateral length of memory cell ( Fig.  12 (B) ). For this purpose the lateral length of the transistor within the row decoder must be smaller than the lateral length of memory cell. The lateral length of transistor with FinFET is equal to that of planar transistor. Therefore, due to large lateral length with FinFET the transistor can not be laid out within lateral length of memory cell. In this case pitch of row decoder must be enlarged to 2*(lateral length of memory cell) as shown in Fig.12 (C) . This scheme results in the double pattern area of row decoder compared with Fig.12 (B) . On the other hands, the lateral length of transistor with SGT is smaller than that with FinFET as described in section 2. Therefore, due to the smaller lateral length with SGT the transistor can be laid out within lateral length of memory cell (Fig.  12 (B) ). Therefore, SGT is suitable for realizing small pattern area of row decoder compared with FinFET [26] [16] . SGT is useful for designing the other core circuit, such as sense amplifier (S/A) [26] . Figure 13 : Summary of this paper
Conclusion
The pattern area reduction with SGT and FinFET for LSI, such as inverter, NAND gates, full adder, and row decoder has been newly described. With small channel width of 8F the pattern area of inverter, NAND gates and full adders with SGT can be reduced compared with that with FinFET. This results are useful for designing system LSI for communications. With larger channel width than 8F the pattern area of inverter, NAND gates and full adders with SGT has the tendency to become larger than that with FinFET. This results are useful for designing system LSI for cell library and high end MPU. Furthermore, for designing core circuit, such as row decoder and sense amplifier, smaller pattern area can be realized with SGT compared with that with FinFET. These results are useful for designing future low cost system LSI and high density memories. 
